path: root/include/dt-bindings
diff options
authorGeert Uytterhoeven <geert+renesas@glider.be>2015-10-12 11:05:24 +0200
committerGeert Uytterhoeven <geert+renesas@glider.be>2015-10-20 20:35:34 +0200
commit3686d3e7d6e65e9d0b6405713ba25e593c34abb7 (patch)
tree5ee97fda5c7037a6bb0de5067bfb8fc434367b5d /include/dt-bindings
parent64291f7db5bd8150a74ad2036f1037e6a0428df2 (diff)
clk: shmobile: Add new Renesas CPG/MSSR DT bindings
On Renesas ARM SoCs (SH/R-Mobile, R-Car, RZ), the CPG (Clock Pulse Generator) and MSSR (Module Standby and Software Reset) blocks are intimately connected, and share the same register block. Hence it makes sense to describe these two blocks using a single device node in DT, instead of using a hierarchical structure with multiple nodes, using a mix of generic and SoC-specific bindings. These new DT bindings are intended to replace the existing DT bindings for CPG core clocks ("renesas,*-cpg-clocks", "renesas,cpg-div6-clock") and module clocks ("renesas,*-mstp-clocks"), at least for new SoCs. This will make it easier to add module reset support later, which is currently not implemented, and difficult to achieve using the existing bindings due to the intertwined register layout. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Michael Turquette <mturquette@baylibre.com> Reviewed-by: Magnus Damm <damm+renesas@opensource.se>
Diffstat (limited to 'include/dt-bindings')
1 files changed, 15 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/renesas-cpg-mssr.h b/include/dt-bindings/clock/renesas-cpg-mssr.h
new file mode 100644
index 000000000000..569a3cc33ffb
--- /dev/null
+++ b/include/dt-bindings/clock/renesas-cpg-mssr.h
@@ -0,0 +1,15 @@
+ * Copyright (C) 2015 Renesas Electronics Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+#define CPG_CORE 0 /* Core Clock */
+#define CPG_MOD 1 /* Module Clock */

Privacy Policy