aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)AuthorFilesLines
2022-05-16drm/i915/dmc: Add MMIO range restrictionsAnusha Srivatsa1-0/+44
2022-04-26drm/i915/fbc: Consult hw.crtc instead of uapi.crtcVille Syrjälä1-1/+1
2022-04-25drm/i915: Check EDID for HDR static metadata when choosing blcJouni Högander1-8/+26
2022-04-20drm/i915/display/psr: Unset enable_psr2_sel_fetch if other checks in intel_ps...José Roberto de Souza1-17/+21
2022-04-19drm/i915/display/vrr: Reset VRR capable property on a long hpdManasi Navare1-6/+11
2022-03-25Merge tag 'drm-next-2022-03-25' of git://anongit.freedesktop.org/drm/drmLinus Torvalds2-1/+11
2022-03-24Merge tag 'drm-next-2022-03-24' of git://anongit.freedesktop.org/drm/drmLinus Torvalds92-2574/+4830
2022-03-21drm/i915: Fix PSF GV point mask when SAGV is not possibleVille Syrjälä1-1/+2
2022-03-21drm/i915: Reject unsupported TMDS rates on ICL+Ville Syrjälä1-0/+9
2022-03-16drm/i915/display: Do not re-enable PSR after it was marked as not reliableJosé Roberto de Souza1-0/+4
2022-03-16drm/i915/display: Fix HPD short pulse handling for eDPJosé Roberto de Souza3-5/+5
2022-03-08drm/i915: Fix the async flip wm0/ddb optimizationVille Syrjälä5-25/+31
2022-03-08drm/i915: Check async flip capability early onVille Syrjälä1-7/+72
2022-03-08drm/i915: Avoid negative shift due to bigjoiner_pipes==0Ville Syrjälä1-1/+4
2022-03-07drm/i915/psr: Set "SF Partial Frame Enable" also on full updateJouni Högander1-2/+14
2022-02-28drm/i915: add io_size plumbingMatthew Auld1-1/+1
2022-02-25Merge drm/drm-next into drm-intel-gt-nextTvrtko Ursulin91-2527/+4750
2022-02-23Merge tag 'drm-intel-gt-next-2022-02-17' of git://anongit.freedesktop.org/drm...Rodrigo Vivi13-33/+45
2022-02-23drm/i915/tgl: Simply subplatform detectionJosé Roberto de Souza1-1/+1
2022-02-23drm/i915: Extract intel_bw_check_data_rate()Ville Syrjälä1-21/+34
2022-02-23drm/i915: Extract icl_qgv_points_mask()Ville Syrjälä1-13/+22
2022-02-23drm/i915: Properly clear crtc state when disabling it fully, againVille Syrjälä1-3/+5
2022-02-23drm/i915: Remove odd any_ms=true assignmentVille Syrjälä1-3/+1
2022-02-23drm/i915: Dump hw.enable and pipe_modeVille Syrjälä1-2/+5
2022-02-23drm/i915: Dump the crtc hw state alwaysVille Syrjälä1-9/+7
2022-02-23Revert "drm/i915/display/vrr: Reset VRR capable property on a long hpd"Ville Syrjälä1-13/+4
2022-02-22drm/i915/display/vrr: Reset VRR capable property on a long hpdManasi Navare1-4/+13
2022-02-21drm/i915/adlp: Add TypeC PHY TBT->DP-alt/legacy mode switch workaroundImre Deak1-1/+18
2022-02-21drm/i915/reg: split out icl_dsi_regs.hJani Nikula2-0/+343
2022-02-21drm/i915/reg: split out vlv_dsi_regs.h and vlv_dsi_pll_regs.hJani Nikula6-1/+594
2022-02-21drm/i915/dsi: add separate init timer mask definition for ICL DSIJani Nikula1-1/+1
2022-02-21drm/i915/dsi: disassociate VBT video transfer mode from register valuesJani Nikula4-19/+39
2022-02-21drm/i915/dg2: Print PHY name properly on calibration errorMatt Roper1-1/+1
2022-02-21drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGVVille Syrjälä1-2/+16
2022-02-21drm/i915: Disconnect PHYs left connected by BIOS on disabled portsImre Deak1-6/+20
2022-02-21drm/i915: Widen the QGV point maskVille Syrjälä1-4/+4
2022-02-18drm/i915/dg2: Enable 5th portMatt Roper2-2/+15
2022-02-18drm/i915/dg2: Drop 38.4 MHz MPLLB tablesMatt Roper1-207/+1
2022-02-18drm/i915: Fix for PHY_MISC_TC1 offsetJouni Högander1-1/+1
2022-02-18drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGVVille Syrjälä1-2/+16
2022-02-18drm/i915: Drop pointless i830 PIPECONF readVille Syrjälä1-4/+2
2022-02-18drm/i915: Make the CHV CGM CSC register writes locklessVille Syrjälä1-10/+10
2022-02-18drm/i915: Make the pipe/output CSC register writes locklessVille Syrjälä1-40/+40
2022-02-18drm/i915: Move PIPE_CHICKEN RMW out from the vblank evade critical sectionVille Syrjälä1-3/+5
2022-02-18drm/i915/display: Implement Wa_16013835468José Roberto de Souza1-2/+38
2022-02-18drm/i915/display: Group PSR2 prog sequences and workaroundsJosé Roberto de Souza1-40/+37
2022-02-18drm/i915/display/tgl+: Implement new PLL programming stepJosé Roberto de Souza6-13/+50
2022-02-18drm/i915: Disconnect PHYs left connected by BIOS on disabled portsImre Deak1-6/+20
2022-02-18drm/i915/dp: remove accidental static on what should be a local variableJani Nikula1-1/+1
2022-02-18drm/i915: Polish ilk+ wm register bitsVille Syrjälä1-1/+1

Privacy Policy